ABSTRACT
INTRODUCTION
With continuous increase in complexity and number of components on integrated circuits, power consumption of VLSI (very large scale integration) circuits is increasing at a rapid rate. The demand and popularity of hand held battery operated devices further added research efforts in the field of low power CMOS design. Large power consumption affects the circuit operation and reliability by increasing temperature of circuits. Packaging and cooling costs of VLSI system also goes up with increase in power consumptions. Three major source of power consumption exists in CMOS circuits: 1) switching power due to output transitions 2) short circuit power due to current between V DD and ground during switching 3) static power due to leakage and static currents. Full adders being core building blocks in different VLSI circuits like comparators, parity checkers, compressors. Performance of adder circuit highly affects the overall capability of the system. Improvement in performance of full adder in terms of power consumption, delay and other parameters will affect system capability as a whole.
Many logic styles have been used in past for designing the full adder circuits. Standard static CMOS full adder with pull up and pull-down networks used 28 transistors [1] . Complementary pass-transistor logic (CPL) with 32 transistors shows better driving capability but dissipates large power [2] .Transmission gate CMOS adder (TGA) was based on transmission gates and used 20 transistors [3] . Main disadvantage of TGA was that it requires double transistors that of pass transistor logic for implementations same logic function. A transmission function full adder (TFA) was based on transmission function theory and used 16 transistors [4] . A full adder cell implemented with 14 transistor using XOR design and transmission gates [5] . Multiplexer based adder (MBA) used 12 transistors with elimination of direct path to power supply were reported [6] . Static energy recovery full (SERF) adder with 10 transistors with reduced power consumption at the cost of large delay had been presented [7] . Another design with 10 transistors full adder by using XOR/XNOR gates had been reported [8] . Performance analysis of different tree structured arithmetic circuits had been presented [9] . A hybrid CMOS logic style adder with 22 transistors had been reported [10] . A full adder using 22 transistors based on hybrid pass logic with output drive had been presented [11] . Full adder for embedded applications using three inputs XOR have been reported [12] . A 16 transistor full adder cell with XOR/XNOR, pass transistors and transmission gate have been reported [13] . Structured approach for implementation of single bit full adders using XOR/XNOR has been reported [14] as shown in figure 1 . With partitioning the full adder module into minor module, equations (1) and equations (2) can be written as
Where H is half sum (A xor B) and H' is complement of H. To reduce the standby leakage in CMOS circuits, a reverse body biasing is generally used. Body biasing techniques make use of body terminal bias as another control mechanism to dynamically tune threshold voltages [16] . Threshold voltage (V th ) is related by the square root of the bias voltage implying that a significant voltage level would be needed to raise the V th . An optimized design is highly desirable at circuit level to avoid large power dissipation, large delay and to achieve sufficient output level. Here, an energy efficient single bit full adders with 12 transistors using three transistor XOR gate [15] , inverters and multiplexer blocks have been presented., which shows better results in term of power dissipation. The paper is organized as follows: In Section II, new single bit full adders using 12 transistors have been reported. In section III results of power consumptions, maximum output delay results for the proposed full adder's cell have been presented and compared with earlier reported circuits. Conclusions have been drawn in Section IV.
SYSTEM DESCRIPTION
New single bit adders using three transistor XOR gate [15] and multiplexer blocks are presented in this paper. Sum and carry out (C out ) are generated by equations (1) and (2) . Circuit diagram of first proposed adder (adder-I) with two XOR gates, two inverters and two multiplexers has been shown in figure 2 . In Adder-I, C out (carry out) signal has been generated by two transistor multiplexer block with C in , A and XNOR signal. Sum signal is generated with XNOR signal generated by inverter and C in signal. By application of reverse body bias, the V t is increased as given in equation (3), which subsequently reduces the sub threshold leakage currents [16] , [17] .
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RESULTS AND DISCUSSIONS
Simulations have been carried out in SPICE with TSMC 0.35µm process technology with supply voltage of 3.3V. Table-I Delay is slightly increased with increase in reverse body bias. Figure 10 shows input and out waveforms results for adder-II with reverse bias of -1.0V at supply voltage 0f 3.3V. Some earlier reported circuits have been simulated in 0.18µm technology with same input parameters and input patterns as for proposed circuits. It has been observed from table IV that proposed circuit gives reduced power consumption with minimum transistors. 
CONCLUSIONS
In 
